# Advanced Computer Architecture 

The Processor: Datapath and Control

## Logic Blocks

- A logic block has a number of binary inputs and produces a number of binary outputs
- A logic block is termed combinational if the output is only a function of the inputs
- A logic block is termed sequential if the block has some internal memory (state) that also influences the output
- A basic logic block is termed a gate (AND, OR, NOT, etc.)


## Truth Table

- A truth table defines the outputs of a logic block for each set of inputs
- Consider a block with 3 inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and an output E that is true only if exactly 2 inputs are true



## Truth Table

- A truth table defines the outputs of a logic block for each set of inputs
- Consider a block with 3 inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$ and an output E that is true only if exactly 2 inputs are true

| $A$ | $B$ | $C$ | $E$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

## Boolean Algebra

- Equations involving two values and three primary operators:
- OR : symbol,$+ X=A+B \rightarrow X$ is true if at least one of A or B is true
- AND : symbol . , $\mathrm{X}=\mathrm{A} . \mathrm{B} \rightarrow \mathrm{X}$ is true if both A and B are true
- NOT : symbol -

$$
X=\bar{A} \rightarrow X \text { is the inverted value of } A
$$

## Boolean Algebra Rules

- Identity law : A $+0=\mathrm{A} ; \mathrm{A} .1=\mathrm{A}$
- Zero and One laws: A + $1=1$; A. $0=0$
- Inverse laws: $A \cdot \bar{A}=0 ; A+\bar{A}=1$
- Commutative laws : $\mathrm{A}+\mathrm{B}=\mathrm{B}+\mathrm{A}$; $\mathrm{A} . \mathrm{B}=\mathrm{B} . \mathrm{A}$
- Associative laws: $A+(B+C)=(A+B)+C$

$$
A \cdot(B \cdot C)=(A \cdot B) \cdot C
$$

- Distributive laws : A. $(B+C)=(A . B)+(A . C)$

$$
A+(B \cdot C)=(A+B) \cdot(A+C)
$$

DeMorgan's Laws

- $\overline{A+B}=\bar{A} \cdot \bar{B}$
- $\overline{A . B}=\bar{A}+\bar{B}$

Pictorial Representations


What logic function is this?


## Boolean Equation

- Consider the logic block that has an output $E$ that is true only if exactly two of the three inputs $A, B, C$ are true


## Boolean Equation

- Consider the logic block that has an output E that is true only if exactly two of the three inputs $A, B, C$ are true

Multiple correct equations:

Two must be true, but all three cannot be true: $E=((A \cdot B)+(B \cdot C)+(A \cdot C)) \cdot(A \cdot B \cdot C)$

Identify the three cases where it is true:
$E=(A \cdot B \cdot \bar{C})+(A \cdot C \cdot \bar{B})+(C \cdot B \cdot \bar{A})$

## Sum of Products

- Can represent any logic block with the AND, OR, NOT operators
- Draw the truth table
- For each true output, represent the corresponding inputs as a product
- The final equation is a sum of these products

| A | B | C | $E$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

$(A \cdot B \cdot \bar{C})+(A \cdot C \cdot \bar{B})+(C \cdot B \cdot \bar{A})$

- Can also use "product of sums"
- Any equation can be implemented with an array of ANDs, followed by an array of ORs


## NAND and NOR

- NAND : NOT of AND : A nand $B=\overline{A . B}$
- NOR : NOT of OR: $A$ nor $B=A+B$
- NAND and NOR are universal gates, i.e., they can be used to construct any complex logical function


## Common Logic Blocks - Decoder

Takes in N inputs and activates one of $2^{\mathrm{N}}$ outputs


## Common Logic Blocks - Multiplexor

- Multiplexor or selector: one of N inputs is reflected on the output depending on the value of the $\log _{2} \mathrm{~N}$ selector bits

2-input mux


## Adder Algorithm

|  | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- |
|  | 0 | 1 | 0 | 1 |
| Sum | 1 | 1 | 1 | 0 |
| Carry | 0 | 0 | 0 | 1 |

Truth Table for the above operations:

| A | B | Cin | Sum Cout |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |
| 0 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |

## Adder Algorithm

|  | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- |
|  | 0 | 1 | 0 | 1 |
| Sum | $1 \times$ | 1 | $1 \times$ | 0 |
| Carry | 0 | 0 | 0 | 1 |

Truth Table for the above operations:

| A | B | Cin | Sum | Cout |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Equations:

$$
\begin{aligned}
\text { Sum }= & \operatorname{Cin} \cdot \bar{A} \cdot \bar{B}+ \\
& \text { B } \cdot \overline{\mathrm{Cin}} \cdot \overline{\mathrm{~A}}+ \\
& \text { A } \cdot \overline{\mathrm{Cin}} \cdot \overline{\mathrm{~B}}+ \\
& \text { A } \cdot \mathrm{B} \cdot \mathrm{Cin}
\end{aligned}
$$

| Cout $=$ A B B C Cin + |
| :---: |
| A . B. $\overline{\mathrm{Cin}}+$ |
| A. Cin. $\bar{B}+$ |
| B. Cin. $\overline{\mathrm{A}}$ |
| = A. B + |
| A . $\mathrm{Cin}+$ |
| B. Cin |

## Carry Out Logic

## Equations:

CarryOut = A. B + A. Cin + B. Cin


FIGURE B.5.5 Adder hardware for the carry out signal. The rest of the adder hardware is the
logic for the Sum output given in the equation on page B-28.

The Sum Logic
Carryln


## 1-Bit ALU with Add, Or, And

- Multiplexor selects between Add, Or, And operations


FIGURE B.5.6 A 1-bit ALU that performs AND, OR, and addition (see Figure B.5.5).

## 32-bit Ripple Carry Adder

1-bit ALUs are connected
"in series" with the carry-out of 1 box going into the carry-in
of the next box


FIGURE B.5.7 A 32-bit ALU constructed from 32 1-bit ALUs. CarryOut of the less significant bit

## Incorporating Subtraction

## Incorporating Subtraction

Must invert bits of $B$ and add a 1

- Include an inverter
- Carryln for the first bit is 1


FIGURE B.5.8 A 1-bit ALU that performs AND, OR, and addition on a and $\mathbf{b}$ or $\mathbf{a}$ and $\overline{\mathbf{b}}$. By selecting $\bar{b}$ (Binvert $=1$ ) and setting CarryIn to 1 in the least significant bit of the ALU, we get two's complement subtraction of $b$ from $a$ instead of addition of $b$ to $a$.

## Incorporating NOR

## Incorporating NOR



FIGURE B.5.9 A 1-bit ALU that performs AND, OR, and addition on a and bor and $\overline{\mathbf{b}}$. By selecting $\bar{a}($ Ainvert $=1)$ and $\bar{b}($ Binvert $=1)$, we get NOR b instead of a AND b .

## Control Lines

What are the values of the control lines and what operations do they correspond to?


FIGURE B.5.12 The final 32-bit ALU. This adds a Zero detector to Figure B.5.11.

## Control Lines

What are the values of the control lines and what operations do they correspond to?

|  | Ai | Bn | Op |
| :--- | :---: | :---: | :---: |
| AND | 0 | 0 | 00 |
| OR | 0 | 0 | 01 |
| Add | 0 | 0 | 10 |
| Sub | 0 | 1 | 10 |
| SLT | 0 | 1 | 11 |
| NOR | 1 | 1 | 00 |



## Basic MIPS Architecture

- We'll design a simple CPU that executes:
- basic math (add, sub, and, or, slt)
- memory access (lw and sw)
- branch and jump instructions (beq and j)


## Implementation Overview

- We need memory
- to store instructions
- to store data
- for now, let's make them separate units
- We need registers, ALU, and a whole lot of control logic
- CPU operations common to all instructions:
- use the program counter (PC) to pull instruction out of instruction memory
- read register values


## Datapath

- Datapath Element: A functional unit used to operate or hold data within the processor. Examples in MIPS implementation are memory, register file, ALU and adders.
- Datapath: Collection of all datapath elements


## An Overview of the Architecture



## Implementing R-type Instructions

- Instructions of the form add $\$ \mathrm{t} 1, \$ \mathrm{t} 2, \$ \mathrm{t} 3$



## Implementing Loads/Stores

- Instructions of the form Iw \$t1, 8(\$t2) and sw \$t1, 8(\$t2)



## Implementing J-type Instructions

- Instructions of the form beq $\$ \mathbf{t} 1, \$ \mathrm{t}$, offset



## Adding Control Signals to the Datapath



## Adding Control Unit to the Datapath



## Reviewing the R Type and I Type Format

| $R$-type in | ruction | add \$t0, \$s1, \$s2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |
| op | rs | rt | rd | shamt | funct |
| opcode | source | source | dest | shift am | function |
| 1 -type ins | ruction |  | w \$t0, | 2(\$s3) |  |
| 6 bits | 5 bits | 5 bits |  |  |  |

## Clock Terminology



$$
4 \mathrm{GHz}=\text { clock speed }=\frac{1}{\text { cycle time }}=\frac{1}{250 \mathrm{ps}} .
$$

## Sequential Circuits

- Until now, circuits were combinational - when inputs change, the outputs change after a while (time = logic delay through circuit)

- We want the clock to act like a start and stop signal - a "latch" is a storage device that stores its inputs at a rising clock edge and this storage will not change until the next rising clock edge



## Sequential Circuits

- Sequential circuit: consists of combinational circuit and a storage element
- At the start of the clock cycle, the rising edge causes the "state" storage to store some input values
- This state will not change for an entire cycle (until next rising edge)
- The combinational circuit has some time to accept the value of "state" and "inputs" and produce "outputs"
- Some of the outputs (for example, the value of next "state") may feed back (but through the latch so they're only seen in the next cycle).



## Example: MIPS Clock Rate

- Determine the clock rate for the MIPS architecture, assuming the following:
- The MIPS is a Single Cycle Machine
- 1 clock cycle per instruction
- $\mathrm{CPI}=1$
- Access time for memory units $=200 \mathrm{ps}$
- Operation time for ALU and adders $=100$ ps
- Access time for register file $=50 \mathrm{ps}$


## Example: MIPS Clock Rate

| Instruction Class | Functional Units used by the Instruction Class |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ALU Instruction | Inst. Fetch | Register | ALU | Register |  |
| Load Word | Inst. Fetch | Register | ALU | Memory | Register |
| Store Word | Inst. Fetch | Register | ALU | Memory |  |
| Branch | Inst. Fetch | Register | ALU |  |  |
| Jump | Inst. Fetch |  |  |  |  |

## Example: MIPS Clock Rate

| Instruction Class | Instr <br> Memory | Register <br> read | ALU <br> operation | Data <br> Memory | Register <br> write | Total |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ALU Instruction | 200 | 50 | 100 | 0 | 50 | 400 ps |
| Load Word | 200 | 50 | 100 | 200 | 50 | 600 ps |
| Store Word | 200 | 50 | 100 | 200 | 0 | 550 ps |
| Branch | 200 | 50 | 100 | 0 | 0 | 350 ps |
| Jump | 200 | 0 | 0 | 0 | 0 | 200 ps |

## Example: MIPS Clock Rate

- The clock cycle time for a machine with a single clock cycle per instruction will be determined by the longest instruction.
- In this example, the load word instruction requires 600 ps .
- The clock rate is then

> Clock rate $=1 /$ Clock Cycle Time
> Clock rate $=1 / 600 \mathrm{ps}=1.67 \mathrm{GHz}$

## Performance Issues

- Longest delay determines clock period
- Critical path: load word (lw) instruction
- Instruction memory $\rightarrow$ register file $\rightarrow$ ALU $\rightarrow$ data memory $\rightarrow$ register file
- Improve performance by pipelining

